• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    The invention includes field effect transistors, integrated circuitry, methods of forming field effect transistor gates, and methods of forming integrated circuitry. In one implementation, a field effect transistor includes a pair of source/drain regions having a channel region positioned therebetween. A gate is positioned operatively proximate the channel region, and includes conductively doped semiconductive material, a silicide layer and a conductive diffusion barrier layer. In another implementation, integrated circuitry comprises a field effect transistor having a gate, a gate dielectric layer, source/drain regions and a channel region. The gate comprises semiconductive material conductively doped with a conductivity enhancing impurity of a first type and a conductive diffusion barrier layer. Insulative material is provided proximate the gate, and includes semiconductive material therein which is in electrical connection with the gate. Such semiconductive material is conductively doped with a conductivity enhancing impurity of a second type. The conductive diffusion barrier layer of the gate is provided between the gate semiconductive material and the semiconductive material provided within the insulative material. A method of forming a field effect transistor gate includes forming a layer of conductively doped semiconductive material over a substrate, forming a layer of a conductive silicide over the substrate, and forming a conductive diffusion barrier layer over the substrate. Portions of the semiconductive material layer, the silicide layer and the conductive diffusion barrier layer are removed to form a transistor gate comprising the semiconductive material, the conductive silicide and the conductive diffusion barrier layer.
    公开号:US20010001498A1
    申请号:US09/730,335
    申请日:2000-12-04
    公开日:2001-05-24
    发明作者:Charles Dennison
    申请人:Dennison Charles H.；
    IPC主号:H01L23-485
    专利说明:
    [0001] This invention relates to field effect transistors, to integrated circuitry, to methods of forming field effect transistor gates, and to methods of forming integrated circuitry. [0001] BACKGROUND OF THE INVENTION
    [0002] One aspect of semiconductor wafer processing includes making buried contacts to field effect transistor gate lines. A conventional gate line typically comprises a gate dielectric layer and a conductively doped polysilicon layer (typically n+ doped) and an overlying silicide layer (i.e., WSi[0002] x). These gates are typically fabricated by deposition or provision of these three layers over a semiconductor substrate, followed by collectively patterning these layers with photoresist to form the desired is gate outlines. An insulative capping material might also be provided over the silicide layer prior to patterning to form the conductive portions of the gate line. Transistor gates might also be fabricated using damascene methods, and also above or below a thin film semiconductor layer such as in fabrication of semiconductor-on-insulator circuitry which might be top or bottom gated.
    [0003] A thick insulating layer, such as borophosphosilicate glass, is typically provided over the resultant transistor and provided with an upper planar surface. Contact openings can then be etched through the insulating layer to the outer conductive portion of the transistor gates, as well as to other substrate areas. The openings are filled with conductive plugging material. Metal or conductively doped semiconductive material,-such as polysilicon, are example materials. [0003]
    [0004] In certain applications, it may be desirable that the conductive plugging material be a semiconductive material having opposite type conductivity enhancing dopant impurity as compared to the conductivity type impurity within the semiconductive material of the gate. For example where the gate is heavily doped to achieve conductivity with n-type material, in some applications it might be desirable to provide a conductively doped contact plug to that gate with p-type material. Unfortunately, the different dopant types can easily cross-diffuse relative to one another through the silicide which can lead to no conductive connection. One prior art solution to avoiding this diffusion is to initially line the contact opening with a very thin layer of an electrically conductive diffusion barrier material, such as TiN. Subsequently, the remaining portion of the opening is filled with conductively doped polysilicon to provide the desired electrical connection with the transistor gate. [0004] BRIEF DESCRIPTION OF THE DRAWINGS
    [0005] Preferred embodiments of the invention are described below with reference to the following accompanying drawings. [0005]
    [0006] FIG. 1 is a diagrammatic sectional view of a semiconductor wafer fragment at one processing step in accordance with the invention. [0006]
    [0007] FIG. 2 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 1. [0007]
    [0008] FIG. 3 is a view of the FIG. 1 wafer at a processing step subsequent to that shown by FIG. 2. [0008]
    [0009] FIG. 4 is a view of the FIG. 1 wafer at a processing step subsequent to that depicted by FIG. 3. [0009]
    [0010] FIG. 5 is a diagrammatic sectional view of an alternate embodiment semiconductor wafer fragment to that depicted by FIG. 4. [0010]
    [0011] FIG. 6 is a diagrammatic sectional view of another alternate embodiment semiconductor wafer fragment in accordance with the invention. [0011] SUMMARY OF INVENTION
    [0012] The invention includes field effect transistors, integrated circuitry, methods of forming field effect transistor gates, and methods of forming integrated circuitry. In one implementation, a field effect transistor includes a pair of source/drain regions having a channel region positioned therebetween. A gate is positioned operatively proximate the channel region, and includes conductively doped semiconductive material, a silicide layer and a conductive diffusion barrier layer. [0012]
    [0013] In another implementation, integrated circuitry comprises a field effect transistor having a gate, a gate dielectric layer, source/drain regions and a channel region. The gate comprises semiconductive material conductively doped with a conductivity enhancing impurity of a first type and a conductive diffusion barrier layer. Insulative material is provided proximate the gate, and includes semiconductive material therein which is in electrical connection with the gate. Such semiconductive material is conductively doped with a conductivity enhancing impurity of a second type. The conductive diffusion barrier layer of the gate is provided between the gate semiconductive material and the semiconductive material provided within the insulative material. [0013]
    [0014] A method of forming a field effect transistor gate includes forming a layer of conductively doped semiconductive material over a substrate, forming a layer of a conductive silicide over the substrate, and forming a conductive diffusion barrier layer over the substrate. Portions of the semiconductive material layer, the silicide layer and the conductive diffusion barrier layer are removed to form a transistor gate comprising the semiconductive material, the conductive silicide and the conductive diffusion barrier layer. [0014]
    [0015] Other aspects are disclosed and claimed. [0015] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0016] This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8). [0016]
    [0017] The discussion initially proceeds with reference to a preferred embodiment of FIGS. [0017] 1-4. Referring to FIG. 1, a semiconductor wafer fragment 10 in one embodiment comprises a bulk monocrystalline silicon substrate 12. A gate dielectric layer 14 (i.e., thermally grown silicon dioxide having a thickness of from 50 to 90 Angstroms) is formed over substrate 12. A layer 16 of conductively doped semiconductive material Ad is formed over substrate 12 and gate dielectric layer 14, such as by chemical vapor deposition of polysilicon wherein the dopant is provided in situ. An example dopant is any suitable n-type dopant deposited to an example concentration of at least 5×1020 atoms/cm3. A layer 18 of a conductive silicide is formed over the substrate and doped semiconductive material layer 16. Example preferred materials are refractory metal suicides, such as WSix and TiSix. Such can be formed by chemical vapor deposition, refractory metal layer deposition followed by a silicidation anneal, or other manner. A preferred thickness for layer 18 is from 800 to 1400 Angstroms.
    [0018] A conductive diffusion barrier layer [0018] 20 is formed over the substrate and, in this example, over silicide layer 18. Example materials include titanium compounds and tungsten compounds. Preferred example materials are TiN, TiOxNy, WxNy and TiWxNy, for example deposited by chemical vapor deposition to a thickness of from 100 to 300 Angstroms. Accordingly in this embodiment, the conductive diffusion barrier layer is provided over both silicide layer 18 and doped semiconductive material layer 16, and in contact with silicide layer 18. Further, conductive diffusion barrier layer 20 is not in contact with semiconductive material layer 16.
    [0019] An insulative capping layer [0019] 22 is preferably formed over the conductive gate materials, with an example being SiO2 or Si3N4 deposited to a thickness of from 1,500 to 2,500 Angstroms. A masking layer, such as deposited photoresist, is formed over the underlying layers and selectively exposed to light and developed, forming a photoresist mask 24 in the shape of a desired transistor gate line.
    [0020] Referring to FIG. 2, portions of semiconductive material layer [0020] 16, silicide layer 18, conductive diffusion barrier layer 20 and insulating layer 22 have been removed to form a transistor gate 26 comprising the above-described conductive materials. Such removal is preferably by etching away unmasked portions by conventional etching techniques, thereby forming a transistor gate initially beneath masking layer 24. Such is shown as having been removed in FIG. 2. Gate 26 defines or is positioned over and operatively proximate a channel region 28, here formed within bulk semiconductor substrate 12.
    [0021] Referring to FIG. 3, lightly doped drain regions [0021] 30 are formed within bulk substrate 12 laterally outward of gate 26, followed by deposition and anisotropic etching of an insulative material to form spacers 32. A pair of source/drain regions are formed within substrate 12, with channel region 28 accordingly being positioned therebetween.
    [0022] Referring to FIG. 4, an insulative layer [0022] 36 is formed over the substrate, with an example being borophosphosilicate glass (BPSG) deposited to a thickness of 10,000 Angstroms. Such provides but one example of providing insulative material which is received proximate gate 26. Layer 36 is preferably planarized, as shown. An opening 38 is formed into insulative layer 36, and all the way to a conductive portion of gate 26, as shown. Semiconductive material conductively doped with a conductivity enhancing impurity opposite in type to that used to dope material 16 is formed within the opening. A preferred technique is chemical vapor deposition with in situ doping, followed by planarization such as chemical-mechanical polishing to produce the illustrated plug 40 of semiconductive material within opening 38. Such provides but one example of providing conductively doped semiconductive material within electrically insulative material 36, which is proximate gate 36, and in electrical connection with gate 36. Conductive diffusion barrier layer 20 of gate 26 is accordingly received between or intermediate semiconductive material 16 of gate 26 and semiconductive material 40 within opening 38. FIG. 4 illustrates plugging material 40 as comprising p + doped material, with the semiconductive polysilicon material of layer 16 being n+ doped. Such could of course be reversed. Alternately, the conductivity types could be the same. Further considered, silicide layer 18 might not be included in certain aspects of the invention, which is intended only to be limited by the accompanying claims appropriately interpreted in accordance with the Doctrine of Equivalents. Where a silicide layer is utilized, preferably the silicide layer and conductive diffusion barrier layer comprise a common metal. For example where the silicide is WSix, a preferred barrier layer material is one or more of WxNy and TiWxNy. Where the silicide layer is TiSix, a preferred barrier layer material is one or more of TiN, TiOxNy, and TiWxNy. The barrier layer and silicide layer are preferably deposited in the same chamber.
    [0023] The above-described first embodiment provides a construction whereby semiconductive material [0023] 40 within insulating material 36 contacts conductive diffusion barrier layer 20 of gate 26, but not silicide layer 18. Further, conductive diffusion barrier layer 20 is in contact with silicide layer 18 and not semiconductive material layer 16. Yet, conductive diffusion barrier layer 20 is received over both silicide layer 18 and semiconductive material layer 16. FIG. 5 illustrates but one embodiment alternate to that of FIG. 4. Like numerals from the first-described embodiment are utilized where appropriate, with differences being indicated by the suffix “a” or with different numerals. Here, conductive diffusion barrier layer 20 a is provided immediately over and in contact with semiconductive material 16, and silicide layer 18 a is provided immediately over barrier layer 20 a. Accordingly, conductive diffusion barrier layer 20 a is in contact with both semiconductive material 16 and silicide layer 18 a. Further, silicide layer 18 a is received over conductive diffusion barrier layer 20 a. Further, semiconductive material 40 within insulative material 36 does not contact conductive diffusion barrier layer 20 a of gate 26 a, but does contact silicide layer 18 a. In both above-described embodiments, opening 38 within insulating material 36 is most preferably substantially or essentially void of any conductive diffusion barrier layer material, thus potentially simplifying processing for example over that disclosed above as prior art.
    [0024] The above-described embodiments depict exemplary implementations [0024] 11 associated with bulk substrate processing. Processing is also contemplated in accordance with the invention with semiconductor-on-insulator layers or other layers, and with the gates and contact plugging semiconductive material being received variously or beneath such semiconductor-on-insulator layers.
    [0025] FIG. 6 illustrates a further exemplary implementation of the invention. A semiconductor wafer fragment [0025] 60 comprises a bulk monocrystalline silicon substrate 62 having shallow trench oxide isolation regions 64 formed therein. An n+ diffusion region 66 and a p+ diffusion region 68 are formed intermediate pairs of isolation regions 64, as shown. A gate construction 70, such as a gate 26 in the above-described first embodiment, is shown provided over the far-right illustrated isolation region 64. A planarized insulating layer 72 is formed over the substrate, and includes a plurality of contact openings 74, 76, and 78 formed therein to diffusion region 66, diffusion region 68, and gate 70, respectively. Opening 74 is plugged with n+ conductively doped semiconductive material 80 for making electrical connection with n+ diffusion region 66. Openings 76 and 78 are plugged with p+ conductively doped semiconductive material 82.
    [0026] In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents. [0026]
    权利要求:
    Claims (56)
    [1" id="US-20010001498-A1-CLM-00001] 1. A field effect transistor comprising:
    a pair of source/drain regions having a channel region positioned therebetween; and
    a gate positioned operatively proximate the channel region, the gate comprising conductively doped semiconductive material, a silicide layer and a conductive diffusion barrier layer.
    [2" id="US-20010001498-A1-CLM-00002] 2. The transistor of
    claim 1 wherein the conductive diffusion barrier layer is in contact with the semiconductive material.
    [3" id="US-20010001498-A1-CLM-00003] 3. The transistor of
    claim 1 wherein the conductive diffusion barrier layer is not in contact with the semiconductive material.
    [4" id="US-20010001498-A1-CLM-00004] 4. The transistor of
    claim 1 wherein the conductive diffusion barrier layer is in contact with the silicide layer.
    [5" id="US-20010001498-A1-CLM-00005] 5. The transistor of
    claim 1 wherein the conductive diffusion barrier layer is in contact with both the semiconductive material and the silicide layer.
    [6" id="US-20010001498-A1-CLM-00006] 6. The transistor of
    claim 1 wherein the conductive diffusion barrier layer is received over the semiconductive material.
    [7" id="US-20010001498-A1-CLM-00007] 7. The transistor of
    claim 1 wherein the conductive diffusion barrier layer is received over the silicide layer.
    [8" id="US-20010001498-A1-CLM-00008] 8. The transistor of
    claim 1 wherein the conductive diffusion barrier layer is received over both the semiconductive material and the silicide layer.
    [9" id="US-20010001498-A1-CLM-00009] 9. The transistor of
    claim 1 wherein the silicide layer is received over the conductive diffusion barrier layer.
    [10" id="US-20010001498-A1-CLM-00010] 10. The transistor of
    claim 1 wherein the conductive diffusion barrier layer comprises WxNy.
    [11" id="US-20010001498-A1-CLM-00011] 11. The transistor of
    claim 1 wherein the conductive diffusion barrier layer comprises titanium.
    [12" id="US-20010001498-A1-CLM-00012] 12. The transistor of
    claim 11 wherein the conductive diffusion barrier layer is selected from the group consisting of TiN, TiOxNy, and TiWxNy) and mixtures thereof.
    [13" id="US-20010001498-A1-CLM-00013] 13. The transistor of
    claim 1 wherein the conductively doped semiconductive material comprises n+ polysilicon.
    [14" id="US-20010001498-A1-CLM-00014] 14. The transistor of
    claim 1 wherein the conductively doped semiconductive material comprises p+ polysilicon.
    [15" id="US-20010001498-A1-CLM-00015] 15. The transistor of
    claim 1 wherein the silicide layer and the conductive diffusion barrier layer comprise the same metal.
    [16" id="US-20010001498-A1-CLM-00016] 16. Integrated circuitry comprising:
    a field effect transistor including a gate, a gate dielectric layer, source/drain regions and a channel region; the gate comprising semiconductive material conductively doped with a conductivity enhancing impurity of a first type and a conductive diffusion barrier layer; and
    insulative material received proximate the gate, the insulative material including semiconductive material provided therein in electrical connection with the gate, the semiconductive material provided within the insulative material being conductively doped with a conductivity enhancing impurity of a second type, the conductive diffusion barrier layer of the gate being provided between the gate semiconductive material and the semiconductive material provided within the insulative material.
    [17" id="US-20010001498-A1-CLM-00017] 17. The integrated circuitry of
    claim 16 wherein the first type is n and the second type is p.
    [18" id="US-20010001498-A1-CLM-00018] 18. The integrated circuitry of
    claim 16 wherein the first type is p and the second type is n.
    [19" id="US-20010001498-A1-CLM-00019] 19. The integrated circuitry of
    claim 16 wherein the gate also comprises a conductive silicide.
    [20" id="US-20010001498-A1-CLM-00020] 20. The transistor of
    claim 19 wherein the silicide and the conductive diffusion barrier layer comprise the same metal.
    [21" id="US-20010001498-A1-CLM-00021] 21. The integrated circuitry of
    claim 16 wherein the semiconductive material within the insulating material contacts the conductive diffusion barrier layer of the gate.
    [22" id="US-20010001498-A1-CLM-00022] 22. The integrated circuitry of
    claim 16 where in the semiconductive material within the insulating material does not contact the conductive diffusion barrier layer of the gate.
    [23" id="US-20010001498-A1-CLM-00023] 23. The integrated circuitry of
    claim 16 wherein the gate also comprises a conductive silicide, the semiconductive material within the insulating material contacting the silicide.
    [24" id="US-20010001498-A1-CLM-00024] 24. The integrated circuitry of
    claim 16 wherein the conductive diffusion barrier layer is received over the gate semiconductive material, and the semiconductive material within the insulating material is received over the gate.
    [25" id="US-20010001498-A1-CLM-00025] 25. The integrated circuitry of
    claim 16 wherein the insulative material comprises an opening within which the semiconductive material therein has been provided, the opening being substantially void of any conductive diffusion barrier layer material.
    [26" id="US-20010001498-A1-CLM-00026] 26. A method of forming a field effect transistor gate comprising:
    forming a layer of conductively doped semiconductive material over a substrate;
    forming a layer of a conductive silicide over the substrate;
    forming a conductive diffusion barrier layer over the substrate; and
    removing portions of the semiconductive material layer, the silicide layer and the conductive diffusion barrier layer to form a transistor gate comprising the semiconductive material, the conductive silicide and the conductive diffusion barrier layer.
    [27" id="US-20010001498-A1-CLM-00027] 27. The transistor of
    claim 26 wherein the silicide layer and the conductive diffusion barrier layer comprise the same metal.
    [28" id="US-20010001498-A1-CLM-00028] 28. The method of
    claim 26 wherein the removing comprises:
    forming a masking layer over the semiconductive material, the conductive silicide layer and the conductive diffusion barrier layer and leaving said portions unmasked by the masking layer; and
    etching away the unmasked portions to form the transistor gate beneath the masking layer.
    [29" id="US-20010001498-A1-CLM-00029] 29. The method of
    claim 26 wherein the removing comprises:
    depositing, selectively light exposing and developing a layer of photoresist to form a photoresist mask over the semiconductive material, the conductive silicide layer and the conductive diffusion barrier layer and leaving said portions unmasked by the photoresist; and
    etching away the unmasked portions to form the transistor gate beneath the photoresist.
    [30" id="US-20010001498-A1-CLM-00030] 30. The method of
    claim 26 comprising providing the conductive diffusion barrier layer in contact with the semiconductive material layer.
    [31" id="US-20010001498-A1-CLM-00031] 31. The method of
    claim 26 comprising forming the conductive diffusion barrier layer after and in contact with the semiconductive material layer.
    [32" id="US-20010001498-A1-CLM-00032] 32. The method of
    claim 26 comprising forming the conductive diffusion barrier layer after and not in contact with the semiconductive material layer.
    [33" id="US-20010001498-A1-CLM-00033] 33. The method of
    claim 26 comprising providing the conductive diffusion barrier layer in contact with the silicide layer.
    [34" id="US-20010001498-A1-CLM-00034] 34. The method of
    claim 26 providing the conductive diffusion barrier layer in contact with both the semiconductive material layer and the silicide layer.
    [35" id="US-20010001498-A1-CLM-00035] 35. The method of
    claim 26 comprising forming the conductive diffusion barrier layer over the semiconductive material layer.
    [36" id="US-20010001498-A1-CLM-00036] 36. The method of
    claim 26 comprising forming the conductive diffusion barrier layer over the silicide layer.
    [37" id="US-20010001498-A1-CLM-00037] 37. The method of
    claim 26 comprising forming the conductive diffusion barrier layer over both the semiconductive material layer and the silicide layer.
    [38" id="US-20010001498-A1-CLM-00038] 38. The method of
    claim 26 comprising forming the silicide layer over the conductive diffusion barrier layer.
    [39" id="US-20010001498-A1-CLM-00039] 39. The method of
    claim 26 comprising forming the conductive diffusion barrier layer to be selected from the group consisting of TiN, TiOxNy, WxNy and TiWxNy, and mixtures thereof.
    [40" id="US-20010001498-A1-CLM-00040] 40. A method of forming integrated circuitry comprising:
    forming a field effect transistor gate over a substrate, the gate comprising semiconductive material conductively doped with a conductivity enhancing impurity of a first type and a conductive diffusion barrier layer;
    forming an insulative layer over the substrate;
    forming an opening into the insulative layer;
    forming semiconductive material conductively doped with a conductivity enhancing impurity of a second type within the opening;
    providing the doped semiconductive material within the opening in electrical connection with the gate, with the conductive diffusion barrier layer of the gate being received between the semiconductive material of the gate and the semiconductive material within the opening.
    [41" id="US-20010001498-A1-CLM-00041] 41. The method of
    claim 40 wherein the first type is n and the second type is p.
    [42" id="US-20010001498-A1-CLM-00042] 42. The method of
    claim 40 wherein the first type is p and the second type is n.
    [43" id="US-20010001498-A1-CLM-00043] 43. The method of
    claim 40 comprising forming the gate to also comprise a conductive silicide.
    [44" id="US-20010001498-A1-CLM-00044] 44. The transistor of
    claim 43 wherein the silicide and the conductive diffusion barrier layer comprise the same metal.
    [45" id="US-20010001498-A1-CLM-00045] 45. The method of
    claim 40 comprising forming the semiconductive material within the opening to contact the conductive diffusion barrier layer of the gate.
    [46" id="US-20010001498-A1-CLM-00046] 46. The method of
    claim 40 wherein the semiconductive material formed within the opening does not contact the conductive diffusion barrier layer of the gate.
    [47" id="US-20010001498-A1-CLM-00047] 47. The method of
    claim 40 comprising forming the gate to also comprises a conductive silicide, the semiconductive material within the opening contacting the silicide.
    [48" id="US-20010001498-A1-CLM-00048] 48. The method of
    claim 40 wherein the opening is filled with conductive material none of which comprises any conductive diffusion barrier layer material.
    [49" id="US-20010001498-A1-CLM-00049] 49. A method of forming integrated circuitry comprising:
    forming a field effect transistor gate over a substrate, the gate comprising semiconductive material conductively doped with a conductivity enhancing impurity of a first type and a conductive diffusion barrier layer received thereover;
    forming an insulative layer over the gate;
    forming an opening into the insulative layer to a conductive portion of the gate; and
    forming semiconductive material conductively doped with a conductivity enhancing impurity of a second type within the opening in electrical connection with the conductive portion, with the conductive diffusion barrier layer of the gate being received between the semiconductive material of the gate and the semiconductive material within the opening.
    [50" id="US-20010001498-A1-CLM-00050] 50. The method of
    claim 49 wherein the first type is n and the second type is p.
    [51" id="US-20010001498-A1-CLM-00051] 51. The method of
    claim 49 wherein the first type is p and the second type is n.
    [52" id="US-20010001498-A1-CLM-00052] 52. The method of
    claim 49 comprising forming the gate to also comprise a conductive silicide.
    [53" id="US-20010001498-A1-CLM-00053] 53. The method of
    claim 49 comprising forming the semiconductive material within the opening to contact the conductive diffusion barrier layer of the gate.
    [54" id="US-20010001498-A1-CLM-00054] 54. The method of
    claim 49 wherein the semiconductive material formed within the opening does not contact the conductive diffusion barrier layer of the gate.
    [55" id="US-20010001498-A1-CLM-00055] 55. The method of
    claim 49 comprising forming the gate to also comprises a conductive silicide, the semiconductive material within the opening contacting the silicide.
    [56" id="US-20010001498-A1-CLM-00056] 56. The method of
    claim 49 wherein the opening is filled with conductive material none of which comprises any conductive diffusion barrier layer material.
    类似技术:
    公开号 | 公开日 | 专利标题
    US5777370A|1998-07-07|Trench isolation of field effect transistors
    US8802520B2|2014-08-12|Method of forming a field effect transistor having source/drain material over insulative material
    US5817562A|1998-10-06|Method for making improved polysilicon FET gate electrode structures and sidewall spacers for more reliable self-aligned contacts |
    US6238967B1|2001-05-29|Method of forming embedded DRAM structure
    KR100375752B1|2003-03-15|Cmos self-aligned strapped interconnection and method for same
    US6320225B1|2001-11-20|SOI CMOS body contact through gate, self-aligned to source- drain diffusions
    US6444529B2|2002-09-03|Methods of forming integrated circuitry and methods of forming elevated source/drain regions of a field effect transistor
    US6440808B1|2002-08-27|Damascene-gate process for the fabrication of MOSFET devices with minimum poly-gate depletion, silicided source and drain junctions, and low sheet resistance gate-poly
    JP2000156502A|2000-06-06|Integrated circuit and method
    US6096644A|2000-08-01|Self-aligned contacts to source/drain silicon electrodes utilizing polysilicon and metal silicides
    US20180233401A1|2018-08-16|Local trap-rich isolation
    US20030143828A1|2003-07-31|Novel method of fabricating metallic local interconnections that also improves transistor performance
    KR20030050995A|2003-06-25|Method for fabricating high-integrated transistor
    US5668051A|1997-09-16|Method of forming poly plug to reduce buried contact series resistance
    US5903013A|1999-05-11|Thin film transistor and method of manufacturing the same
    US6939799B2|2005-09-06|Method of forming a field effect transistor and methods of forming integrated circuitry
    KR20010078326A|2001-08-20|Raised silicide source/drain MOS transistors having enlarged source/drain contact regions and method
    US6727151B2|2004-04-27|Method to fabricate elevated source/drain structures in MOS transistors
    JP3285855B2|2002-05-27|Semiconductor device and manufacturing method thereof
    JP2001060563A|2001-03-06|Semiconductor device and manufacture thereof
    同族专利:
    公开号 | 公开日
    US6281083B1|2001-08-28|
    WO2000011722A1|2000-03-02|
    US20020117707A1|2002-08-29|
    US6939799B2|2005-09-06|
    KR100433509B1|2004-05-31|
    TW434706B|2001-05-16|
    EP1092239A1|2001-04-18|
    JP2002544658A|2002-12-24|
    US6882017B2|2005-04-19|
    KR20010053237A|2001-06-25|
    AU5682399A|2000-03-14|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US4884123A|1987-02-19|1989-11-28|Advanced Micro Devices, Inc.|Contact plug and interconnect employing a barrier lining and a backfilled conductor material|
    US4997785A|1989-09-05|1991-03-05|Motorola, Inc.|Shared gate CMOS transistor|
    US5318924A|1991-10-03|1994-06-07|Hewlett-Packard Company|Nitridation of titanium-tungsten interconnects|
    US5282972A|1991-12-18|1994-02-01|Kelco Water Engineering, Inc.|Method and apparatus for recycling R/O waste water|
    US5510646A|1992-02-26|1996-04-23|Actel Corporation|Metal-to-metal antifuse with improved diffusion barrier layer|
    US5753528A|1992-02-26|1998-05-19|Actel Corporation|Method of fabricating metal-to-metal antifuse with improved diffusion barrier layer|
    US5696017A|1993-12-28|1997-12-09|Nec Corporation|Method of fabricating a semiconductor device with a capacitor structure having increased capacitance|
    US5652464A|1994-04-29|1997-07-29|Sgs-Thomson Microelectronics, Inc.|Integrated circuit with a titanium nitride contact barrier having oxygen stuffed grain boundaries|
    US5641708A|1994-06-07|1997-06-24|Sgs-Thomson Microelectronics, Inc.|Method for fabricating conductive structures in integrated circuits|
    US5576579A|1995-01-12|1996-11-19|International Business Machines Corporation|Tasin oxygen diffusion barrier in multilayer structures|
    US5796166A|1995-01-12|1998-08-18|Ibm Corporation|Tasin oxygen diffusion barrier in multilayer structures|
    US5776823A|1995-01-12|1998-07-07|Ibm Corporation|Tasin oxygen diffusion barrier in multilayer structures|
    US5770496A|1995-03-23|1998-06-23|Micron Technology, Inc.|Method of making a resistor|
    US5640037A|1995-06-07|1997-06-17|Sgs-Thomson Microelectronics, Inc.|Cell with self-aligned contacts|
    US5668037A|1995-10-06|1997-09-16|Micron Technology, Inc.|Method of forming a resistor and integrated circuitry having a resistor construction|
    US5923999A|1996-10-29|1999-07-13|International Business Machines Corporation|Method of controlling dopant diffusion and metal contamination in thin polycide gate conductor of mosfet device|
    US6107195A|1997-06-18|2000-08-22|Tokyo Electron Limited|Method for depositing a low-resistivity titanium-oxynitride film that provides for good texture of a subsequently deposited conductor layer|
    US6357909B1|1997-09-10|2002-03-19|Citizen Watch Co., Ltd.|Radiation pyrometer|
    US6479362B2|1998-08-19|2002-11-12|Koninklijke Philips Electronics N.V.|Semiconductor device with high-temperature-stable gate electrode for sub-micron applications and fabrication thereof|
    US6537909B1|2002-01-03|2003-03-25|United Microelectronics Corp.|Method of preventing silicide spiking|
    JPS6312152A|1986-07-02|1988-01-19|Mitsubishi Electric Corp|Semiconductor device and manufacture thereof|
    JP2658019B2|1986-07-03|1997-09-30|ソニー株式会社|Method for manufacturing semiconductor device|
    JPS6442857A|1987-08-11|1989-02-15|Seiko Epson Corp|Semiconductor device|
    JP2807226B2|1987-09-12|1998-10-08|ソニー株式会社|Method for manufacturing semiconductor device|
    US5027185A|1988-06-06|1991-06-25|Industrial Technology Research Institute|Polycide gate FET with salicide|
    US4847111A|1988-06-30|1989-07-11|Hughes Aircraft Company|Plasma-nitridated self-aligned tungsten system for VLSI interconnections|
    US5083190A|1989-09-05|1992-01-21|Motorola, Inc.|Shared gate CMOS transistor|
    JPH03192768A|1989-12-21|1991-08-22|Fujitsu Ltd|Semiconductor device|
    US5164333A|1990-06-19|1992-11-17|Siemens Aktiengesellschaft|Method for manufacturing a multi-layer gate electrode for a mos transistor|
    JPH04150017A|1990-10-12|1992-05-22|Toshiba Corp|Manufacture of semiconductor device|
    TW218384B|1991-08-09|1994-01-01|Eastman Kodak Co||
    US5418398A|1992-05-29|1995-05-23|Sgs-Thomson Microelectronics, Inc.|Conductive structures in integrated circuits|
    US5292677A|1992-09-18|1994-03-08|Micron Technology, Inc.|Reduced mask CMOS process for fabricating stacked capacitor multi-megabit dynamic random access memories utilizing single etch stop layer for contacts|
    JPH06204171A|1993-01-07|1994-07-22|Seiko Epson Corp|Semiconductor device and its manufacture|
    US5563089A|1994-07-20|1996-10-08|Micron Technology, Inc.|Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory cells|
    US5417389A|1993-02-19|1995-05-23|Radiant Energy Corporation|Method of, and apparatus for, de-icing an aircraft by infrared radiation|
    US5312768A|1993-03-09|1994-05-17|Micron Technology, Inc.|Integrated process for fabricating raised, source/drain, short-channel transistors|
    US5371396A|1993-07-02|1994-12-06|Thunderbird Technologies, Inc.|Field effect transistor having polycrystalline silicon gate junction|
    US5910021A|1994-07-04|1999-06-08|Yamaha Corporation|Manufacture of semiconductor device with fine pattens|
    JP2882284B2|1994-07-04|1999-04-12|ヤマハ株式会社|Conductive layer formation method|
    KR960005761A|1994-07-27|1996-02-23|이데이 노부유끼|Semiconductor device|
    US5504039A|1994-07-29|1996-04-02|Motorola, Inc.|Method for making a self-aligned oxide gate cap|
    JPH08148561A|1994-11-16|1996-06-07|Mitsubishi Electric Corp|Semiconductor device and its manufacture|
    US5883419A|1994-11-17|1999-03-16|Electronics And Telecommunications Research Institute|Ultra-thin MO-C film transistor|
    US6075262A|1995-09-21|2000-06-13|Fujitsu Limited|Semiconductor device having T-shaped gate electrode|
    US5480830A|1995-04-04|1996-01-02|Taiwan Semiconductor Manufacturing Company Ltd.|Method of making depleted gate transistor for high voltage operation|
    JPH08279553A|1995-04-05|1996-10-22|Sanyo Electric Co Ltd|Semiconductor device and manufacture of semiconductor device|
    US5783850A|1995-04-27|1998-07-21|Taiwan Semiconductor Manufacturing Company|Undoped polysilicon gate process for NMOS ESD protection circuits|
    US5604140A|1995-05-22|1997-02-18|Lg Semicon, Co. Ltd.|Method for forming fine titanium nitride film and method for fabricating semiconductor element using the same|
    KR970018661A|1995-09-21|1997-04-30|김광호|Tungsten Polyside Gate Electrode Formation Method With Barrier Layer|
    US5637525A|1995-10-20|1997-06-10|Micron Technology, Inc.|Method of forming a CMOS circuitry|
    US5718800A|1995-11-08|1998-02-17|Micron Technology, Inc.|Self-aligned N+/P+ doped polysilicon plugged contacts to N+/P+ doped polysilicon gates and to N+/P+ doped source/drain regions|
    US5719071A|1995-12-22|1998-02-17|Sgs-Thomson Microelectronics, Inc.|Method of forming a landing pad sturcture in an integrated circuit|
    US5861340A|1996-02-15|1999-01-19|Intel Corporation|Method of forming a polycide film|
    US5710454A|1996-04-29|1998-01-20|Vanguard International Semiconductor Corporation|Tungsten silicide polycide gate electrode formed through stacked amorphous silicon multi-layer structure.|
    US5633200A|1996-05-24|1997-05-27|Micron Technology, Inc.|Process for manufacturing a large grain tungsten nitride film and process for manufacturing a lightly nitrided titanium salicide diffusion barrier with a large grain tungsten nitride cover layer|
    JPH1093077A|1996-09-19|1998-04-10|Sony Corp|Semiconductor device and manufacturing method thereof|
    US5909637A|1996-09-20|1999-06-01|Sharp Microelectronics Technology, Inc.|Copper adhesion to a diffusion barrier surface and method for same|
    TW342532B|1996-10-11|1998-10-11|United Microelectronics Corp|Process for producing dual-gate CMOS component by compensating implantation|
    US6001726A|1997-03-24|1999-12-14|Motorola, Inc.|Method for using a conductive tungsten nitride etch stop layer to form conductive interconnects and tungsten nitride contact structure|
    US6211034B1|1997-04-14|2001-04-03|Texas Instruments Incorporated|Metal patterning with adhesive hardmask layer|
    JPH10341002A|1997-06-06|1998-12-22|Oki Electric Ind Co Ltd|Ferroelectric transistor, semiconductor storage, and handling method and manufacture of ferroelectric transistor|
    US5933741A|1997-08-18|1999-08-03|Vanguard International Semiconductor Corporation|Method of making titanium silicide source/drains and tungsten silicide gate electrodes for field effect transistors|
    US5856237A|1997-10-20|1999-01-05|Industrial Technology Research Institute|Insitu formation of TiSi2/TiN bi-layer structures using self-aligned nitridation treatment on underlying CVD-TiSi2 layer|
    US6150706A|1998-02-27|2000-11-21|Micron Technology, Inc.|Capacitor/antifuse structure having a barrier-layer electrode and improved barrier layer|KR100308622B1|1999-04-12|2001-11-01|윤종용|Dram cell capacitor and manufacturing method thereof|
    JP4651848B2|2000-07-21|2011-03-16|ルネサスエレクトロニクス株式会社|Semiconductor device, manufacturing method thereof, and CMOS transistor|
    US20020072209A1|2000-12-11|2002-06-13|Vanguard International Semiconductor Corporation|Method of forming tungsten nitride layer as metal diffusion barrier in gate structure of MOSFET device|
    JP4163164B2|2004-09-07|2008-10-08|株式会社ルネサステクノロジ|Semiconductor device and manufacturing method thereof|
    WO2006054626A1|2004-11-19|2006-05-26|Mitsubishi Plastics, Inc.|Light reflector and process for producing the same|
    US20070096226A1|2005-10-31|2007-05-03|Chun-Li Liu|MOSFET dielectric including a diffusion barrier|
    US7709903B2|2007-05-25|2010-05-04|Taiwan Semiconductor Manufacturing Company, Ltd.|Contact barrier structure and manufacturing methods|
    法律状态:
    2005-03-30| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2005-09-27| CC| Certificate of correction|
    2008-09-24| FPAY| Fee payment|Year of fee payment: 4 |
    2012-09-19| FPAY| Fee payment|Year of fee payment: 8 |
    2016-05-12| AS| Assignment|Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
    2016-06-02| AS| Assignment|Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
    2016-10-06| FPAY| Fee payment|Year of fee payment: 12 |
    2017-06-08| AS| Assignment|Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
    2018-08-23| AS| Assignment|Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
    2019-10-09| AS| Assignment|Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |
    优先权:
    申请号 | 申请日 | 专利标题
    US13815098A| true| 1998-08-21|1998-08-21||
    US09/730,335|US6882017B2|1998-08-21|2000-12-04|Field effect transistors and integrated circuitry|US09/730,335| US6882017B2|1998-08-21|2000-12-04|Field effect transistors and integrated circuitry|
    US10/132,784| US6939799B2|1998-08-21|2002-04-24|Method of forming a field effect transistor and methods of forming integrated circuitry|
    [返回顶部]